A new high-level synthesis methodology of cascaded continuous-time ΣΔ modulators by Tortosa, Ramón et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 53, NO. 8, AUGUST 2006 739
A New High-Level Synthesis Methodology of
Cascaded Continuous-Time  Modulators
Ramón Tortosa, José M. de la Rosa, Senior Member, IEEE, Francisco V. Fernández, and
Angel Rodríguez-Vázquez, Fellow, IEEE
Abstract—This brief presents an efficient method for syn-
thesizing cascaded sigma–delta modulators implemented with
continuous-time circuits. It is based on the direct synthesis of
the whole cascaded architecture in the continuous-time domain
instead of using a discrete-to-continuous time transformation as
has been done in previous approaches. In addition to placing the
zeroes of the loop filter in an optimum way, the proposed method-
ology leads to more efficient architectures in terms of circuitry
complexity, power consumption and robustness with respect to
circuit errors.
Index Terms—Analog–digital conversion, continuous-time
sigma–delta () modulation.
I. INTRODUCTION
CONTINUOUS-TIME (CT) sigma–delta modulators( s) are suited to analog-to-digital (A/D) interfaces
in submicrometer CMOS [1]. Although most s employ
discrete-time (DT) circuits, CT techniques are applicable to
broadband data communication systems due, among other fea-
tures, to their intrinsic anti-aliasing filtering and their suitability
for fast operation with low power consumption [2], [3].
Compared to DT- s, a drawback of CT modulators is
their higher sensitivity to some circuit errors, namely: clock
jitter, excess loop delay and time constant tolerances [2], [3].
Among other things, the impact of these errors influences the
choice of the architecture. Particularly, most reported CT-
s ICs employ single-loop topologies [4], [5] to circumvent the
larger impact of tolerances on cascaded architectures. However,
some recent contributions demonstrate that cascaded CT-
ICs are feasible and well suited to broadband applications [6].
This is significant because cascaded architectures have larger
modularity and less stability problems than their single-loop
counterparts for the same filtering order.
Different authors have addressed the synthesis of high-order
cascaded CT- s [7]–[9]. In all cases, the proposed methods
arebasedonapplyingaDT-to-CTtransformationtoanequivalent
DTtopology that fulfils the requiredspecifications. Inmostcases,
the use of such transformation yields an increase of the analog
circuit complexity, with the subsequent penalty in silicon area,
power consumption, and sensitivity to parameter variations.
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Fig. 1. Conceptual block diagram of a cascaded CT-M.
This brief presents a direct synthesis method for cascaded
architectures. On the one hand, this method yields better placing
of the noise transfer function zeroes and poles. On the other
hand, it reduces the number of analog components. Thus, more
robust and efficient architectures are obtained than when using
DT-to-CT transformation. The method is illustrated in this brief
through the synthesis of a 2-1-1-1 cascaded CT- for 12-bit
at 40-MS/s.
II. CASCADED CT MODULATORS
Fig. 1 shows the conceptual block diagram of a -stage
cascaded CT- . Each stage, consisting of a single-loop
CT- (typically either second or first order), modulates
a signal that contains the quantization error generated in the
previous stage. Once in the digital domain, the stage outputs
are processed and combined by the cancellation logic so
that only the quantization error of the last stage remains. Also,
this error is shaped by a transfer function whose order equals
the sum of the respective orders of all the stages in the cascade.
Cascaded CT- s are typically synthesized from equiva-
lent DT systems and use the same digital cancellation logic [8]
as the DT prototype. This DT-to-CT equivalence can be guaran-
teed because at each stage the corresponding feedback transfer
function from the quantizer output to the quantizer input is of
discrete-time nature [2]. Assuming a rectangular impulsive re-
sponse at the digital-to-analog converter (DAC), this equivalent
DT loop filter transfer function is calculated as [10], [11]
(1)
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Fig. 2. Cascaded 2-1-1 CTM architecture obtained (a) from an equivalent
DT M, and (b) using the proposed method.
where is the sampling frequency; ;
; , and are, respectively, the time
delay and pulsewidth of the DAC waveform; are the poles of
and stands for the residue of .
To get a functional CT- whose cancellation logic coin-
cides with that of the original DT- , every state variable
and DAC output must be connected to the integrator input
of the ulterior stages in the cascade [8]. This increases the
number of analog components (transconductors, amplifiers,
and DACs) needed. For instance, Fig. 2(a) shows a cascaded
2-1-1 CT- obtained from an existing DT- [12].
Note that eight scaling coefficients and their corre-
sponding signal paths are needed to connect the different stages
of the modulator. As a counterpart, if the CT- is directly
synthesized by following the technique in this brief, the number
of integrating paths can be reduced—see Fig. 2(b).
III. PROPOSED METHODOLOGY
Let us consider the more general case of the -stage cascaded
CT- shown in Fig. 1. The overall output is given by
(2)
where and denote, respectively, the output and
the cancellation transfer function of the th stage.
If the modulator input is set to zero, the output of each
stage can be written as
(3)
where stands for the -transform, is the inverse Laplace
transform, is the DAC transfer function, and
(4)
represents the transfer function from to the input of the th
quantizer [see Fig. 2(b)].
Using the notation , the
output of each stage is given by
(5)
and the output of the modulator can be written as
(6)
The cancellation logic transfer function is calculated by
annulling the quantization errors of the first stages. This
gives
(7)
where the cancellation logic transfer function of the last stage,
, can be chosen to be the simplest form that preserves
the required noise shaping.
Note that the design equations (2)–(7) do not only take into
account the single-stage loop filter transfer functions , but
also the inter-stage loop filter transfer functions .
The latter are CT integrating paths appearing only when the
modulator stages are connected to form the cascaded and
must be included in the synthesis methodology to obtain a func-
tional modulator with a minimum number of inter-stage paths.
Therefore, the following systematic procedure can be pro-
posed for the synthesis of cascaded CT s.1
• First, the poles of the single-loop transfer functions
are optimally placed in the signal bandwidth for
given specifications. The poles of the individual stages can
be placed such that the overall pole distribution within the
signal bandwidth is equivalent to that proposed in [13].
• Secondly, each individual stage is optimized following
a similar procedure as the one proposed in [14], that is,
numerator coefficients in are optimized to maximize
the resolution while maintaining the system stability. This
process is carried out entirely in the CT domain and no
equivalence to an existing DT modulator needs to be con-
sidered. Once are defined, , are automatically
determined by the inter-stage integrating paths as outlined
in Fig. 2(b).
• Thirdly, once the individual stages are designed, (7) is used
to obtain the cancellation transfer functions.
1In this procedure, the modulator order, oversampling ratio, and number of
bits of internal quantizers are assumed to be determined for the given specifica-
tions from well-known expressions [1].
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For illustration, the 2-1-1 CT- of Fig. 2(b) was synthe-
sized using (2)–(7) to achieve 16-bit resolution in a 750-kHz
bandwidth, with a sampling frequency of 48 MHz (oversam-
pling ratio ) [12]. For simplicity, in order to facilitate
the comparison of the performance of both modulators in Fig. 2,
the coefficients of the first stage are taken
to be equal in both systems and are obtained from a DT-to-CT
transformation of the first stage of the DT- in [12]. The
rest of the coefficients in Fig. 2(b) are chosen such that the time
constant of the integrators is the inverse of the sampling fre-
quency . In summary
(8)
Thus, the single-loop and inter-stage transfer functions are
(9)
and the cancellation logic transfer functions can be calculated
using (7)–(9). Considering a nonreturn-to-zero (NRZ) DAC, the
following are obtained:
(10)
where is chosen to have three zeroes at dc, corresponding
to the zeroes contributed by the first three integrators.
To compare the robustness of both modulators in Fig. 2, the
effect of mismatch on the signal-to-noise ratio (SNR) was simu-
lated using SIMSIDES—a SIMULINK-based time-domain be-
havioral simulator for s [15]. For this purpose, maximum
values of mismatch were estimated for a 0.18- m CMOS tech-
nology. On the one hand, capacitor mismatch lower than
1% are standard in modern technologies. On the other hand,
MOS transconductance mismatch is related to drain cur-
rent mismatch by the following expression:
(11)
In the case of the 0.18- m technology addressed, assuming typ-
ical transistor sizes and a maximum spacing between transis-
tors of 1500 m, a maximum is obtained. Then,
taking into account that in a linearized transconductor, a min-
imum of 4 transconductance elements are used and that the
tuning circuit introduces an additional error, maximum values
of are expected.
Both modulators in Fig. 2 were simulated considering a
– implementation. The results are shown in Fig. 3, where
the SNR loss is represented as a function of and . For
Fig. 3. Effect of mismatch on the SNR of a cascaded 2-1-1 CTM obtained:
(a) from an equivalent DT M, and (b) from the proposed method.
each point of these surfaces, 150 simulations were carried out
using random variations with the corresponding standard devi-
ations. The value of the SNR loss represented in Fig. 3 stands
for the difference between the ideal SNR, i.e., with no param-
eter variation, and the SNR with 90% of the 150 simulations
above it. It is shown that the lower analog component count
in Fig. 2(b) is reflected in a lower variance of the modulator
coefficients, leading to better behavior in terms of sensitivity to
mismatch.
The same reasoning can be applied to the requirements in
terms of dc gain of the transconductors. Since the number of
transconductors connected to the same node is higher in the pre-
vious method, the equivalent impedance associated with these
nodes tends to be lower and the requirement in terms of the in-
dividual transconductor output impedance is higher. Therefore,
a higher dc gain is needed. Fig. 4 illustrates this point. Note that
the SNR-peak starts dropping at a dc gain 5 dB higher in the
case of the system designed following the previous method. For
high dc gains, the two curves collide because the effect of this
error becomes negligible.
IV. SYNTHESIS EXAMPLE
As an application of the proposed methodology, the 2-1-1-1
cascaded CT shown in Fig. 5 was synthesized to achieve
12-bit resolution within a 20-MHz signal bandwidth. In order
to fulfill these specifications without being limited by the clock
jitter error, the sampling frequency, , and the number of bits of
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Fig. 4. Effect of dc gain on the SNR-peak.
Fig. 5. Cascaded 2-1-1-1 CT M.
the internal quantizers (and DACs), , must be properly chosen.
In the case of a fifth-order modulator like the one shown in
Fig. 5, the in-band jitter noise power is minimized for
240 MHz and [16].
Another critical source of error in CT s is the excess
loop delay. As shown in [17], this error can be compensated for
by adding an extra feedback branch between the output and the
input to the quantizer ( in Fig. 5) and two D-latches. By
adding this extra branch with the appropriate gain, the loop im-
pulse response is exactly the same as that of the original. This
extra feedback term can be easily included in the calculation
of the cancellation logic by modifying appropriately the
transfer functions. In practice, this extra feedback branch will
only affect the cancellation logic if the input to other stages is
tapped at quantizer inputs or if the last stage includes a second
DAC. In a practical implementation it might be advantageous to
make programmable [5].
Consideringthefactorsabove, the2-1-1-1architecture inFig.5
was synthesized using the methodology described in Section III.
The first stage is formed by a resonator which has its pole placed
at , minimizing the quantization noise transfer
function in the signal bandwidth, . Resistor variations can
be tuned out using a combination of a discrete rough tuning of
the resistors ( , and ) and a continuous fine tuning of
the transconductors and . This tuning can be also used
TABLE I
MODULATOR DESIGN VALUES
to cancel the effect of finite gain-bandwidth product (GB) of the
front-end opamp, due to the fact that this error can be modelled as
an integrator gain error [5]. All the other transconductors could
be tuned in order to keep the time constant unchanged
over variations. In this case, the single-loop and inter-stage
transfer functions are
(12)
where
(13)
and coefficients , , and are given by
(14)
These coefficients are found through an iterative simulation-
based process that optimizes the first stage of the modulator in
order to maximize the SNR while maintaining stability. The out-
come of this process—done entirely in the CT domain—is sum-
marized in Table I. This table includes the values of loop filter
coefficients, (implemented as transconductances) as well as
the capacitances, , and resistances, obtained from the opti-
mization process. The expressions of , can be obtained from
(7) and (12), giving
(15)
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TABLE II
NONIDEALITIES CONSIDERED IN THE SIMULATION
Fig. 6. Output spectrum of the 2-1-1-1 CT M in Fig. 5.
Fig. 7. SNDR versus input amplitude.
where coefficients are given by
(16)
The modulator in Fig. 5 was simulated using SIMSIDES,
taking into account the non-ideal effects listed in Table II. Fig. 6
shows an output spectrum for a 8 dBV@6-MHz sinewave
signal, demonstrating a correct operation within the signal band-
width. The effective resolution is 76 dB (12.4 bits) as shown in
Fig. 7, where the signal-to-noise-plus-distortion ratio (SNDR)
is plotted as a function of the input signal amplitude.
V. CONCLUSION
This brief presents a new methodology for synthesizing cas-
caded continuous-time s. The resulting circuits are less
complex and more robust than those obtained with conventional
methodologies. Examples supported by realistic behavioral sim-
ulations are given to validate the presented approach.
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